Difference between revisions of "Digital input/output (DIO)"
(→Register Map) |
(→Register Map) |
||
| Line 29: | Line 29: | ||
! 2 | ! 2 | ||
| Mode || Bit 0: termination | | Mode || Bit 0: termination | ||
| − | + | Bit 1: NIM/TTL | |
|} | |} | ||
Revision as of 19:55, 2 July 2013
Register Map
Module Address: 'T' or Ox??
| Register Address | Name | Data |
|---|---|---|
| 0 | MUX_IN | Bit 7..0: multiplexer address |
| 1 | STATE_IN | Bit 7..0: input value |
| Register Address | Name | Data |
|---|---|---|
| 0 | MUX_OUT | Bit 7..0: multiplexer address |
| 1 | Debounce | Bit 7..0: input value |
| 2 | Mode | Bit 0: termination
Bit 1: NIM/TTL |
