Difference between revisions of "SU736"
(→Front planel) |
|||
| Line 8: | Line 8: | ||
= Front planel = | = Front planel = | ||
| − | |||
| − | |||
{| border="1" class="wikitable" | {| border="1" class="wikitable" | ||
| Line 21: | Line 19: | ||
|Analog input | |Analog input | ||
|LEMO connector | |LEMO connector | ||
| − | | | + | |2x |
|input | |input | ||
| − | | | + | |Analog input to compare |
|- | |- | ||
|DIO | |DIO | ||
Revision as of 15:27, 7 March 2014
Description
Block Diagram
Version 0
Front planel
| Name | Type | Qty. | Dir. | Function |
|---|---|---|---|---|
| Analog input | LEMO connector | 2x | input | Analog input to compare |
| DIO | LEMO connector | 1x | input/output | Digital input/output (LVTTL) |
Back Connector
SU736 pin table (direction shown for the SU board!)
power in +5V 2 1 +5V in power
NC - - 4 3 - - NC
NC - - 6 5 - - NC
LVTTL out CMP_SE<2> 8 7 - - NC
NC - - 10 9 - - NC
LVTTL out CMP_SE<1> 12 11 - - NC
NC - - 14 13 - - NC
LVDS_n out CMP_Dn<2> 16 15 CMP_Dp<2> out LVDS_p
LVDS_n out CMP_Dn<1> 18 17 CMP_Dp<1> out LVDS_p
NC - - 20 19 - - NC
NC - - 22 21 - - NC
LVTTL in CS_DACn 24 23 SCLK_DAC in LVTTL
LVTTL in SDI_DAC 26 25 - - NC
NC - - 28 27 - - NC
LVTTL in LED_CMPn<1> 30 29 LED_CMPn<2> in LVTTL
LVTTL in LED_NIMn<1> 32 31 LED_NIMn<2> in LVTTL
NC - - 34 33 - - NC
power in GND 36 35 GND in power
Measurement
Measurement of the input-output delay
