Difference between revisions of "SU717"
(Created page with "SU717 pin table (direction shown for the SU board!) power in +5V 2 1 +5V in power LVTTL in RESET 4 3 CLKout ou...") |
|||
Line 1: | Line 1: | ||
+ | = Block Diagram = | ||
+ | |||
+ | == Version 0 == | ||
+ | |||
+ | |||
+ | |||
+ | = Front planel = | ||
+ | |||
+ | == Version 0 == | ||
+ | |||
+ | |||
+ | |||
+ | = Back Connector = | ||
+ | |||
+ | == Version 0 == | ||
+ | |||
SU717 pin table (direction shown for the SU board!) | SU717 pin table (direction shown for the SU board!) | ||
Line 20: | Line 36: | ||
NC - - 34 33 - - NC | NC - - 34 33 - - NC | ||
power in GND 36 35 GND in power | power in GND 36 35 GND in power | ||
+ | |||
+ | = Measurement = | ||
+ | |||
+ | == Version 0 == |
Revision as of 08:38, 25 February 2014
Contents
Block Diagram
Version 0
Front planel
Version 0
Back Connector
Version 0
SU717 pin table (direction shown for the SU board!)
power in +5V 2 1 +5V in power LVTTL in RESET 4 3 CLKout out LVTTL LVTTL out DATA<0> 6 5 DATA<1> out LVTTL LVTTL out DATA<2> 8 7 DATA<3> out LVTTL LVTTL out DATA<4> 10 9 DATA<5> out LVTTL LVTTL out DATA<6> 12 11 DATA<7> out LVTTL LVTTL out DATA<8> 14 13 DATA<9> out LVTTL LVTTL out DATA<10> 16 15 DATA<11> out LVTTL LVTTL out DATA<12> 18 17 DATA<13> out LVTTL NC - - 20 19 SCLKn in LVTTL LVTTL in SDATA 22 21 SEn in LVTTL LVTTL in CLKp 24 23 CLKn in LVTTL LVTTL in DIO_OUT 26 25 DIO_OEn in LVTTL LVTTL in QRESETn 28 27 DIO_IN out LVTTL LVTTL in QSHORTn 30 29 - - NC NC - - 32 31 LEDn in LVTTL NC - - 34 33 - - NC power in GND 36 35 GND in power